



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/922,770	08/07/2001	Avner Pierre Badehi	42043	2264
1609	7590	01/03/2006	EXAMINER	
ROYLANCE, ABRAMS, BERDO & GOODMAN, L.L.P.			BLUM, DAVID S	
1300 19TH STREET, N.W.			ART UNIT	
SUITE 600			PAPER NUMBER	
WASHINGTON,, DC 20036			2813	

DATE MAILED: 01/03/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

H.A

**Office Action Summary**

Application No.

09/922,770

Applicant(s)

BADEHI, AVNER PIERRE

Examiner

David S. Blum

Art Unit

2813

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 17 November 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 20,22-24,27,28,33,34,36,39-42,44,45,47-50 and 65 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 20,22-24,27,28,33,34,36,39-42,44-45,47-50,65 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>9/28/05</u> . | 6) <input type="checkbox"/> Other: _____  |

This action is in response to the RCE filed 11/17/05.

## **DETAILED ACTION**

### **Claim Rejections - 35 USC § 102**

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

2. Claims 20, 22-23, 27-28, 34, 39-42, 44-45, and 48 are rejected under 35 U.S.C. 102(a) as being anticipated by Salatino et al. (5,915,168).

Salatino discloses a method of producing a crystalline substrate based device comprising: providing a wafer (Figs.2-8 el.200) comprising a semiconductor microstructure (el.242) including a semiconductor substrate (col.3 lines 22-26); providing a spacer (el.236) at a wafer level, said spacer defining a plurality of cavities (el.264) extending entirely therethrough; adhesively sealing (col.5 lines 13-19) to said wafer at least one transparent chip scale packaging layer (col.4 lines 65-67) and said spacer onto said semiconductor substrate over said microstructure and at least partially spaced therefrom, thereby to define at least one gap at said at least one cavity between said microstructure and said at least one chip scale packaging layer (Fig.3); forming a multiplicity of electrical contacts (e1.306) along surfaces of said at least one packaging layer which define edges of individual chip scale packaged devices (Fig.8); and

Art Unit: 2813

subsequently dicing said wafer into said individual chip scale packaged devices (el.292), wherein said spacer is formed as a piece separate from said substrate [claim 20]. Salatino also discloses forming a microstructure on a crystalline substrate (col.3 lines 27-30), and wherein said microstructure receives light via said at least one transparent chip scale packaging layer (thus an optoelectronic device) (col.5 lines 33-37) [claims 39, 40]. Regarding the limitation "sealing said wafer level spacer to said semiconductor substrate, thereby fully defining a gap between ones of said plurality of microstructures...without requiring removal of material from said at least one transparent packaging layer..." (claim 20), Salatino does not teach how the transparent layer is formed, teaching only that the layer is patterned to form cavities. Thus, it is possible that the layer is formed with the patterned cavities (broad interpretation) rather than formed as a planar layer and then patterned to form the cavities. Therefore, Salatino reads on this limitation. Also, even if the transparent layer of Salatino were planar (on the adjoining surface), the space cavities between spacers would define the gap without **requiring** removal of material from said at least one transparent packaging layer.

Based upon the rejection of claims 20 and 39 above, Salatino also discloses wherein said adhesively sealing comprises using epoxy to seal said at least one transparent chip scale packaging layer and said spacer onto said substrate (col.5 lines 13-19) [claims 22, 41]; wherein said crystalline substrate comprises silicon (col.3 lines 27-30) [claims 23, 42]; wherein said at least one cavity comprises a plurality of cavities (col.4 line 65 -

Art Unit: 2813

col.5 line 3) ; wherein said microstructure comprises a micromechanical structure (col.5 lines 24-33) [claims 27, 44]; wherein said microstructure comprises a microelectronic structure (col.4 lines 30-33) [claims 28, 45]; wherein said microstructure comprises a surface acoustic wave device (col.5 lines 24-33) [claims 34, 48]; and wherein said spacer is formed as a piece separate from said at least one chip scale packaging layer (Fig.3).

### **Claim Rejections - 35 USC § 103**

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 24, 33, 36, 47, and 49-50 are rejected under 35 U.S.C. 103(a) as being unpatentable over Salatino (US005915168A) as applied to claims 20 and 39 above, and further in view of Ichikawa et al. (US5,996,199).

Salatino does not disclose forming a microstructure on a quartz, lithium niobate, or lithium tantalate substrate. However, Salatino would look to one such as Ichikawa for proper light absorption because Ichikawa discloses wherein said crystalline substrate comprises lithium niobate (col.2 lines 51-54) [claims 24, 50]; wherein said crystalline substrate comprises lithium tantalate (col.2 lines 51-54) [claims 33, 47] and wherein said crystalline substrate comprises quartz (col.2 lines 51-54) [claims 36, 49].

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to use the substrates of Ichikawa with the method of Salatino in order to absorb light of a particular frequency used in surface acoustic wave (SAW) devices (Ichikawa - col. 15 lines 29-36).

5. Claim 65 is rejected under 35 U.S.C. 103(a) as being unpatentable over Salatino as applied to claim 39 above, and further in view of Chen (6,083,766). Salatino does not disclose plating electrical contacts. However, Salatino would look to one such as Chen for a solderable surface because Chen discloses plating a multiplicity of electrical contacts along edge surfaces (col.4 lines 25-37).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to use the plating of Chen with the method of Salatino in order to obtain favorable soldering surfaces (Chen - col.4 lines 33-36) [claims 65].

Based upon the rejection of claim 65 above, Salatino also discloses wherein at least one gap is located over said crystalline substrate and under said at least one chip scale packaging layer (Fig.3); and wherein said chip scale packaging layer is sealed over said microstructure by means of an adhesive (col.5 lines 13-19) [claim 67].

***Response to Arguments***

6. Applicant's arguments filed 11/17/05 have been fully considered but they are not persuasive.

The applicant has argued that the prior art, either alone or in combination, fails to teach all of the method of claim 20. The applicant then recites all of claim 20 without pointing out the steps that are not taught by the prior art. Applicant's arguments do not comply with 37 CFR 1.111(c) because they do not clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made.

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David S. Blum whose telephone number is (571)-272-1687) and e-mail address is [David.blum@USPTO.gov](mailto:David.blum@USPTO.gov) .

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead Jr., can be reached at (571)-272-1702. Our facsimile number all patent correspondence to be entered into an application is (571) 273-8300.

Art Unit: 2813

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A handwritten signature in black ink, appearing to read "David S. Blum", with a long horizontal line extending to the right.

David S. Blum

December 29, 2005